SPI (Serial Peripheral Interface) VIP

SPI (Serial Peripheral Interface is the serial synchronous communication protocol developed by SPI Block Guide V04.01. SPI VIP can be used to verify Master or Slave device following the SPI basic protocol as defined in Motorola's M68HC11 user manual rev 5.0. It can work with Verilog HDL environment and works with all Verilog simulators that are support SystemVerilog.

SPI (Serial Peripheral Interface) VIP is supported for VMM, RVM, AVM, OVM and non-standard verification env

 

Features

  • Follows SPI basic specification as defined in SPI Block Guide V04.01
  • Support Master and Slave Mode
  • Support baud rate selection
  • Support internal clock division check.
  • Support clock polarity selections.
  • Support CPHA selection.
  • Support single and burst transfer mode.
  • Support on the fly generation of data.
  • Detects and reports the following errors.
  • Mode Fault error
  • Write collision error
  • Built in coverage analysis.

    • Benefits

  • Faster testbench development and more complete verification of SPI designs.
  • Easy to use command interface simplifies testbench control and configuration of slave and master.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
    •  

    SPI Verification Env

    SmartDV's SPI Verification env contains following.

    • Complete SystemVerilog source code of SPI Monitor, Slave, Master.
    • Complete regression suite containing all the SPI testcases.
    • Examples's showing how to connect various components, and usage of Master, Slave and Monitor.
    • Detailed documentation of all class, task and function's used in verification env.
    • Documentation also contains User's Guide and Release notes.




    Copyright © 2003-2008 SmartDV Technologies All rights reserved.
    Send all comments to info@smart-dv.com.