LIN VIP

Local Interconnect Network (LIN) is a single-wire, serial communication protocol based on the UART interface that is gaining popularity as a sub-bus standard in the automotive industry. LIN VIP are reusable components that provide ready made verification environment. Compatible with Local Interconnect Network (LIN) specifications version 1.3 and 2.0. Supports Unconditional, Event-triggered and mandatory Diagnostic frames.

LIN VIP is supported natively in VMM, RVM, AVM, OVM, UVM, Verilog, SystemC and non-standard verification env

 

Features

  • Compatible with Local Interconnect Network (LIN) specifications version 1.3 and 2.0
  • Supports Unconditional, Event-triggered and mandatory Diagnostic frames
  • Simulates LIN cluster with up to 8 nodes. The user can configure the number of LIN VIP nodes.
  • These LIN nodes can be configured as either Master, Active Slave or Passive Slave nodes.
  • Built-in checkers ensures that LIN protocol has been followed correctly.
  • Supports injection of errors in frames.
  • Allows creation of both random and directed testcases.
  • Built-in coverage analysis for frames.
  • Bus-accurate timing
  • Monitor, Detects and notifies the testbench of all protocol errors.
  • Supports generation of frames with error and noise injection.
  • Tracking of the transmit and receive counters.
  • Complete testsuite
  • Configurable as agent (frame generator) or monitor.
  • Compares read data with expected results
  • Benefits

  • Faster testbench development and more complete verification of LIN designs.
  • Easy to use command interface simplifies testbench control and configuration of slave and master.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
  •  

    LIN Verification Env

    SmartDV's LIN Verification env contains following.

    • Complete SystemVerilog source code of LIN Monitor, Slave, Master.
    • Complete regression suite containing all the LIN testcases.
    • Examples's showing how to connect various components, and usage of Master, Slave and Monitor.
    • Detailed documentation of all class, task and function's used in verification env.
    • Documentation also contains User's Guide and Release notes.




    Copyright © 2003-2010 SmartDV Technologies All rights reserved.
    Send all comments to info@smart-dv.com.