FlexRay VIP

FlexRay Verification IP provides an smart way to verify the FlexRay component of a SOC or a ASIC. The SmartDV's FlexRay Verification IP is fully compliant with standard FlexRay 2.1 Specification and provides the following features.

FlexRay VIP is supported natively in VMM, RVM, AVM, OVM, UVM, Verilog, SystemC and non-standard verification env

 

Features

  • Fully compatible with FlexRay specification
  • Transmit and receive commands allow the user to transmit and receive FlexRay data
  • Configurable receive FIFO depth
  • Programmable hardware flow control
  • Error injection capability
  • On-the-fly protocol and data checking
  • Benefits

  • Faster testbench development and more complete verification of FlexRay designs.
  • Easy to use command interface simplifies testbench control and configuration of TX and RX.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
  •  

    FlexRay Verification Env

    SmartDV's FlexRay Verification env contains following.

    • Complete SystemVerilog source code of FlexRay Monitor and BFM.
    • Complete regression suite containing all the FlexRay testcases.
    • Examples's showing how to connect various components, and usage of BFM and Monitor.
    • Detailed documentation of all class, task and function's used in verification env.
    • Documentation also contains User's Guide and Release notes.




    Copyright © 2003-2010 SmartDV Technologies All rights reserved.
    Send all comments to info@smart-dv.com.