• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

SSI (Synchronous Serial Interface) Verification IP

SSI (Synchronous Serial Interface) Verification IP

The SmartDV Verification IP (VIP) for SSI (Synchronous Serial Interface) is a full-duplex synchronous serial interface and can connect to a variety of external analog-to-digital (A/D) converters, audio and telecom codecs, and other devices that use serial protocols for transferring data. The SmartDV Verification IP for SSI is fully compliant with TM4C123GH6PM SSI module specification and provides the following features:

SSI (Synchronous Serial Interface) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

SSI (Synchronous Serial Interface) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Implemented in native OpenVera, Verilog, SystemC and SystemVerilog.
  • Supported RVM, AVM, VMM, OVM, UVM and non-standard verify Env.
  • Fully compatible with TM4C123GH6PM SSI modules SSI Specification.
  • Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.
  • Master or Slave operation.
  • Programmable clock bit rate and prescaler.
  • Separate transmit and receive FIFOs.
  • Programmable data frame size from 4 to 16 bits.
  • Internal loopback test mode for diagnostic/debug testing.
  • Standard FIFO-based interrupts and End-of-Transmission interrupt.
  • Efficient transfers using Micro Direct Memory Access Controller (μDMA).
    • Separate channels for transmit and receive.
    • Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries.
    • Transmit single request asserted when there is space in the FIFO; burst request asserted when four or more entries are available to be written in the FIFO.
  • Callbacks in Master, Slave and monitor for user processing of data.
  • Notifies the test bench of significant events such as transactions, warnings, and protocol violations.
  • SSI Verification IP comes with complete test suite to verify each and every feature of SSI specification.
  • Status counters for various events in bus.
  • Functional coverage for complete features.
Benefits
  • Faster test bench development and more complete verification of SSI designs.
  • Easy to use command interface simplifies test bench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment
SSI (Synchronous Serial Interface) Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's SSI Verification env contains following.

  • Complete regression suite containing all the SSI testcases to certify SSI Master/Slave device.
  • Examples showing how to connect various components, and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.