• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

QSPI (Quad Serial Peripheral Interface) Verification IP

QSPI (Quad Serial Peripheral Interface) Verification IP

QSPI (Quad Serial Peripheral Interface) VIP can be used to verify Master or Slave device following the QSPI basic protocol.It can work with Verilog HDL environment and works with all Verilog simulators that are support SystemVerilog.

QSPI (Quad Serial Peripheral Interface) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

QSPI (Quad Serial Peripheral Interface) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Supports Master and Slave Mode
  • Supports the following modes in Serial Peripheral Interface
    • Mode 0
    • Mode 3
  • Supports Single I/O,Dual I/O and Quad I/O,Extended I/O protocol
  • Supports software and hardware reset
  • Supports software and hardware write protection
  • Supports sector and block erase
  • Supports XIP mode
  • Supports continous read with 8/16/32/64 byte wrap
  • Supports OTP protection
  • Supports DTR (Double Transfer Rate) Mode
  • Supports Configurable dummy cycle number for fast read operation
  • Supports Quad Peripheral Interface (QPI)
  • Supports Quad Input/Output page program(4PP)
  • Supports Advanced Security Features
  • Block lock protection
  • Advanced sector protection function (Solid and Password Protect)
  • Supports Serial Flash Discoverable Parameters (SFDP) mode
  • Built in functional coverage analysis.
  • Supports Callbacks in master, slave and monitor for modifying, and sampling data/cmd on QSPI bus.
  • Supports the Macronix , Windbond, Micron QSPI devices like W25Q128FW,W25Q128FVSIQ,W25Q128JVDTR,W25Q128JVSIQ,MT25QL128ABA,MX25L12872F,MX25L12873G,MX25l51245G,PCT26WF032,SST26VF016,SST26VF032
  • Notifies the test bench of significant events such as transactions, warnings, and protocol violations. This can be written to separate log files.
  • QSPI Verification IP comes with complete test suite to test every feature of QSPI specification.
Benefits
  • Faster testbench development and more complete verification of QSPI designs.
  • Easy to use command interface simplifies testbench control and configuration of slave and master.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
QSPI Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's QSPI Verification env contains following.

  • Complete regression suite containing all the QSPI testcases.
  • Examples showing how to connect various components, and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.