• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

Open LVDS Display Interface (OpenLDI) Verification IP

Open LVDS Display Interface (OpenLDI) Verification IP

Open LVDS Display Interface(OpenLDI) specification was developed through the cooperation of companies in the semiconductor, display, computer system, connector, and cable industries to be an open standard for the digital connection of display sources and display devices. This standard is an evolution of the de facto industry standard for the connection of display controllers to LCD panels in notebook computers. The SmartDV VIP for OpenLDI is fully compliant with Standard Open LVDS Display Interface(OpenLDI) Specification.

Open LVDS Display Interface (OpenLDI) Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Open LVDS Display Interface (OpenLDI) Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Full OpenLDI Display Source and Display Device functionality.
  • Supports OpenLDI v0.95 specification
  • Supports 8 serial data lines (A0 through A7) and two clock lines (CLK1 and CLK2) in the OpenLDI interface.
  • Supports DDC2B protocol to retrieve the EDID data structure from display.
  • Supports EDID 1.3 and 2.0 data structures in Display source and display devices.
  • Supports Gamma Correction in Display source and display devices.
  • Supports DC balanced and unbalanced modes of operation.
  • Supports following RGB Pixel formats in DC balanced and unbalanced mode of operation,
    • 18-bit single pixel
    • 24-bit single pixel
    • 18-bit dual pixel
    • 24-bit dual pixel
  • Supports Intra-pair and Inter-pair Skew insertion and detection
  • Supports the following common display resolutions
    • 640 x 480
    • 800 x 600
    • 1024 x 768
    • 1280 x 1024
    • 1600 x 1024
    • 1600 x 1200
    • 1920 x 1080
    • 1900 x 1200
    • 2048 x 1536
  • Supports user controlled Default Configurations of video formats for a Display Source and display devices.
  • Supports full plug and play using hot plug operation and detect device or source attach and removal events.
  • The model has a rich set of configuration parameters to control OpenLDI functionality.
  • Callbacks in Display Source, Device and monitor for user processing of data.
  • Status counters for various events in bus.
  • Notifies the test bench of significant events such as transactions, warnings, and protocol violations.
  • The source is capable of inserting various transmit errors.
  • The display device is capable of detecting various errors.
  • OpenLDI Verification IP comes with complete test suite to verify each and every feature of OpenLDI specification.
  • Functional coverage for complete features.
Benefits
  • Faster test bench development and more complete verification of OpenLDI designs.
  • Easy to use command interface simplifies test bench control and configuration of OpenLDI display source and display device.
  • Simplifies results analysis.
  • Runs in every major simulation environment
OpenLDI Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's OpenLDI Verification env contains following.

  • Complete regression suite containing all the OpenLDI testcases.
  • Examples showing how to connect various components, and usage of OpenLDI Display source,display device and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.