• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
      • SpeedBridge IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

MIPI SoundWire I3S Verification IP

MIPI SoundWire I3S Verification IP

The SmartDV Verification IP (VIP) for MIPI SoundWire I3S provides an efficient and simple way to verify the MIPI SoundWire I3S protocol bus. The SmartDV VIP for MIPI SoundWire I3S is fully compliant version Draft v0.4r06 MIPI SoundWire I3S Bus Specification.

MIPI SoundWire I3S Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI SoundWire I3S Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Full MIPI SoundWire I3S Master, Slave and Monitor functionality
  • Supports MIPI Soundwire-I3S Bus Draft Specification v0.4r06.
  • Supports system with one master and one or more slaves (upto 8 slaves).
  • Supports LVDS PHY for higher speed and a single-ended CMOS PHY for lower speed systems.
  • Supports reset and link power management.
  • Supports 8b/10b encoding and decoding.
  • Supports the following transfer types,
    • Info transfer
    • Read transfer
    • Write transfer
    • Multicast write transfer
    • Multicast commit transfer
    • Multi Phase read transfer
  • Supports all control data and command formats in master and slave.
  • Supports Transport of payload data.
  • Supports Timing information from the Master enabling the Slave both to send and receive data bits and to generate audio sampling events.
  • Supports for multiple channels and both PDM and PCM data encodings.
  • Supports Row based structure of the bitstream.
  • Supports for low latency transmission.
  • Supports In-band signaling of interrupt conditions.
  • Supports In-band signaling of wake-up requests.
  • Supports System-wide stream synchronization.
  • Supports Embedded command channel for reading and writing control parameters and reporting status.
  • Supports clock data recovery.
  • Supports Jitter insertion.
  • Supports below transport and protocol errors,
    • Bad symbol error
    • Bad token error
    • Bad HD10 token Error
    • CRC error
    • Unexpected token protocol error
    • Unexpected phase protocol error
  • Status counters for various events in bus.
  • Detects and notifies the test bench of all protocol and timing errors.
  • Callbacks in master, slave and monitor for user processing of data.
  • MIPI Soundwire – I3S Verification IP comes with complete test suite to test every feature of MIPI Soundwire – I3S specification.
  • Functional coverage for complete MIPI Soundwire – I3S features.
Benefits
  • Faster testbench development and more complete verification of MIPI SoundWire I3S designs.
  • Easy to use command interface simplifies testbench control and configuration of master and slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
MIPI SOUNDWIRE I3S Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's MIPI SoundWire I3S Verification env contains following.

  • Complete regression suite containing all the MIPI SoundWire I3S testcases.
  • Examples showing how to connect various components, and usage of Master,Slaves and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.