• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IP's
      • MIPI Verification IP's
      • Networking and SOC Verification IP's
      • Automotive And Serial Bus Verification IP's
      • Storage And Video Verification IP's
    • Memory Model's
      • DDR SDRAM Memory Models
      • Low Power Memory Models
      • Graphics Memory Models
      • Flash Memory Models
      • High Bandwidth Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
      • Non volatile Memory Models
      • DIMM Memory Models
      • Misc Memory Models
      • DFI Verification IP's
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IP (Assertion IP)
      • Networking and SOC Assertion IP's
      • DDR SDRAM Memory Assertion IP's
      • Low Power Memory Assertion IP's
      • Graphics Memory Assertion IP's
      • SDRAM Memory Assertion IP's
      • DFI Assertion IP's
      • Serial Assertion IP's
    • Post Silicon Validation IP's
      • MIPI Post Silicon Validation IP's
    • Design IP's
      • MIPI Design IP's
      • Networking and SOC Design IP's
      • DMA Controller Design IP's
      • Automotive Design IP's
      • Serial Bus Design IP's
      • Audio Video Design IP's
      • Memory Controller Design IP's
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

AVSBus VIP

AVSBus VIP

AVSBus Verification IP provides a smart way to verify the AVSBus component of a SOC or a ASIC. The SmartDV's AVSBus Verification IP is fully compliant with standard PMBus 1.3.1 Part III Specification and provides the following features.

AVSBus VIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AVSBus VIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Follows AVSBus basic specification as defined in PMBus 1.3.1 Part III Specification.
  • Supports data width upto 64 bits.
  • Support AVSBus Master and Slave functionality.
  • Supports 3-wire ,2-wire AVSBus interface.
  • Supports all AVSBus Commands as per specs.
  • Supports Clock Resynchronization.
  • Supports bus timeout detection and generation.
  • Supports clock suspension.
  • Supports Master alert by Slave functionality.
  • Supports back to back commands.
  • Supports user response frame.
  • Supports following AVSBus topologies
    • Single Master and Single Slave
    • Multiple links
  • Supports Frame Alignment.
  • Supports insertion of various errors
    • Start code error
    • CRC Error
    • Select Error
    • Command type error
    • Command group error
    • Command datatype error
    • Invalid reserved bit error
    • Invalid values on SDATA and MDATA when clock suspension error
    • Unavailable resource error
  • Built in functional coverage analysis.
  • Supports Callbacks in master, slave and monitor for modifying, and sampling data/cmd on AVSBus.
  • Notifies the test bench of significant events such as transactions, warnings and protocol violations. This can be written to separate log files.
  • AVSBus Verification IP comes with complete testsuite to test every feature of AVSBus specification.
Benefits
  • Faster testbench development and more complete verification of AVSBus designs.
  • Easy to use command interface simplifies testbench control and configuration of slave and master.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AVSBus Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AVSBus Verification env contains following.

  • Complete regression suite containing all the AVSBus testcases.
  • Examples showing how to connect various components, and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to Us

Partner with us

Develop Custom VIP's
Partner for design IP's

Send Enquiry

Quick Contact

A value is required.
A value is required.
A value is required.
A value is required.
Copyright © 2020 SmartDV Technologies India Private Limited All rights reserved.