• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IP's
      • MIPI Verification IP's
      • Networking and SOC Verification IP's
      • Automotive And Serial Bus Verification IP's
      • Storage And Video Verification IP's
    • Memory Model's
      • DDR SDRAM Memory Models
      • Low Power Memory Models
      • Graphics Memory Models
      • Flash Memory Models
      • High Bandwidth Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
      • Non volatile Memory Models
      • Misc Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • Memory Synthesizable Transactors
    • Formal Verification IP (Assertion IP)
      • Networking and SOC Assertion IP's
      • Memory Assertion IP's
      • Serial Assertion IP's
    • Post Silicon Validation IP's
      • MIPI Post Silicon Validation IP's
    • Design IP's
      • MIPI Design IP's
      • Networking and SOC Design IP's
      • Automotive Design IP's
      • Serial Bus Design IP's
      • Audio Video Memory Design IP's
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

AMBA APB 3.0/4.0 VIP

AMBA APB 3.0/4.0 VIP

AMBA APB 3.0/4.0 Verification IP provides a smart way to verify the AMBA APB 3.0/4.0 component of a SOC or an ASIC. The SmartDV's AMBA APB 3.0/4.0 Verification IP is fully compliant with standard AMBA APB 3.0/4.0 Specification. Our AMBA APB VIP is proved across multiple customers.

AMBA APB 3.0/4.0 VIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA APB 3.0/4.0 VIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant to ARM AMBA APB 3.0/4.0 protocol
  • Support AMBA APB Master, APB Slave, APB Monitor and APB Checker.
  • Support for multiple slaves.
  • Supports all ARM AMBA APB 3.0/4.0 data and address widths.
  • APB3/APB4 common support
    • Supports different transfer types including IDLE, WRITE and READ.
    • Supports constrained randomization of protocol attributes.
    • Supports unaligned address accesses.
    • Slave memory map support.
    • Supports Unmapped address accesses.
    • Flexibility to send completely configured data.
    • Slave supports fine grain control of response per address or per transfer.
    • Random PSLVERR insertion.
    • Programmable Wait state insertion.
    • Programmable Timeout insertion.
    • Programmable number of idle cycles
    • Ability to inject errors during data transfer.
  • APB4 support
  • In addition to APB3 support, APB4 supports the following features,
    • Support protected accesses.
    • Support for write strobe signal to enable sparse data transfer on the write data bus.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control APB functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in master, slave and monitor for various events.
  • Status counters for various events on bus.
  • APB Verification IP comes with complete testsuite to test every feature of ARM AMBA APB 3.0/4.0 specification
Benefits
  • Faster testbench development and more complete verification of AMBA APB 3.0/4.0 designs.
  • Easy to use command interface simplifies testbench control and configuration of master and slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
AMBA APB 3.0/4.0 Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA APB 3.0/4.0 Verification env contains following.

  • Complete regression suite containing all the AMBA APB 3.0/4.0 testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to Us

Partner with us

Develop Custom VIP's
Partner for design IP's

Send Enquiry

Quick Contact

A value is required.
A value is required.
A value is required.span>
A value is required.
Copyright © 2019 SmartDV Technologies India Private Limited All rights reserved.