• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

SmartCard (IEC7816) Synthesizable Transactor

SmartCard (IEC7816) Synthesizable Transactor

SmartCard (IEC7816) Synthesizable Transactor provides a smart way to verify the SmartCard (IEC7816) component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's SmartCard (IEC7816) Synthesizable Transactor is fully compliant with standard SmartCard (IEC7816) Specification and provides the following features.

Features
  • Adherent to ISO/IEC 7816-3 Specification
  • Supports complete IEC7816-3 Tx/Rx functionality
  • Supports complete SmartCard and SIM Card commands supported
  • Supports all functions for complete smart card sessions, including
    • Card activation and deactivation
    • Cold/warm reset
    • Answer to Reset (ATR) response reception
    • Data transfers to and from the card
  • Supports adjustable clock rate and bit (baud) rate
  • Supports configurable automatic byte repetition
  • Supports commonly used communication protocols
    • T=0 for asynchronous half-duplex character transmission, and
    • T=1 for asynchronous half-duplex block transmission
  • Supports Sleep mode and Clock stop mode
  • Supports automatic convention detection
  • Supports automatic voltage class selection
  • Supports configurable timing functions
    • Smart card activation time
    • Guard time
    • Timeout timers
  • Supports all three resynchronization levels for the Interface device of the transmission protocol
    • Retransmission of blocks
    • Use of S(RESYNCH request)
    • Warm reset or deactivation
  • Supports all three resynchronization levels for the Card of the transmission protocol
    • Retransmission of blocks
    • Use of S(RESYNCH response)
    • Without action by the interface device, the card becomes unresponsive
  • Supports all types of error insertion and detection
    • Character parity error(s)
    • Redundancy code error
    • Invalid PCB
    • Invalid LEN
    • Loss of synchronization
    • Failure to receive the relevant S(response) after having transmitted S(request)
  • Supports some common SmartCard device model
  • Supports both synchronous and asynchronous mode of communication
  • Supports both type of CRC poly
    • ISO/IEC 13239, or ISO/IEC 14443-3 type B, or ITU-T Rec. V.42
    • CRC-T1 as used by many ISO/IEC 7816-3 readers
  • Slave/Card BFM supports some standard SmartCard and SIM Card chips
Benefits
  • Compatible with testbench writing using SmartDV'S VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms
SmartCard (IEC7816) Synthesizable Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's SmartCard (IEC7816) Synthesizable env contains following:

  • Synthesizable transactors
  • Complete regression suite containing all the SmartCard (IEC7816) testcases
  • Examples showing how to connect and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and functions used in verification env
  • Documentation also contains User's Guide and Release notes

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.