• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

AMBA CXS Synthesizable Transactor

AMBA CXS Synthesizable Transactor

AMBA CXS Synthesizable Transactor provides a smart way to verify the ARM AMBA CXS component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's AMBA CXS Synthesizable Transactor is fully compliant with standard AMBA CXS Specification.

Features
  • Compliant with the latest ARM AMBA CXS specification.
  • Supports CXS Transmitter and Receiver.
  • Supports credit exchange mechanism.
  • Supports Link activation and deactivation.
  • Support for skipping link activation.
  • Configurable credit mechanism including dynamic and pre-allocated credit control.
  • Support for Interface properties and possible options as per protocol.
  • Supports continuous delivery of data - uninterrupted transmission of packets.
  • Fine grain control of below:
    • Flit packets placement
    • Packet control fields
  • Ability to configure the width of all signals.
  • Support for error injection during Link activation and deactivation.
  • Ability to inject and detect errors including:
    • Credit exchange mechanism
    • Flit packets placement
    • Parity
    • Packet control fields
    • Packet size
    • Link activation and deactivation
  • Programmable Protocol signal delays.
  • Supports constrained randomization of protocol attributes.
  • Programmable Timeout insertion.
  • Rich set of configuration parameters to control CXS functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Transaction logging and Performance Reporting support.
  • Callbacks in Transmitter and Receiver for various events.
  • Status counters for various events on bus.
Benefits
  • Compatible with testbench writing using SmartDV VIP's
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms
AMBA CXS Synthesizable Transactor Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's AMBA CXS Synthesizable env contains following.

  • Synthesizable transactors
  • Complete regression suite containing all the AMBA CXS Synthesizable testcases.
  • Examples showing how to connect various components, and usage of Synthesizable Transactor.
  • Detailed documentation of all class, task and functions used in verification env.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.