• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IP's
      • MIPI Verification IP's
      • Networking and SOC Verification IP's
      • Automotive And Serial Bus Verification IP's
      • Storage And Video Verification IP's
    • Memory Model's
      • DDR SDRAM Memory Models
      • Low Power Memory Models
      • Graphics Memory Models
      • Flash Memory Models
      • High Bandwidth Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
      • Non volatile Memory Models
      • DIMM Memory Models
      • Misc Memory Models
      • DFI Verification IP's
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IP (Assertion IP)
      • Networking and SOC Assertion IP's
      • DDR SDRAM Memory Assertion IP's
      • Low Power Memory Assertion IP's
      • Graphics Memory Assertion IP's
      • SDRAM Memory Assertion IP's
      • DFI Assertion IP's
      • Serial Assertion IP's
    • Post Silicon Validation IP's
      • MIPI Post Silicon Validation IP's
    • Design IP's
      • MIPI Design IP's
      • Networking and SOC Design IP's
      • DMA Controller Design IP's
      • Automotive Design IP's
      • Serial Bus Design IP's
      • Audio Video Design IP's
      • Memory Controller Design IP's
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

eMMC VIP

eMMC VIP

eMMC VIP is an advanced solution in the market for the verification of eMMC implementations. It is adherent with eMMC standard JESD84-A441, JESD84-B45,JESD84-B50 & JESD84-B51. It can generate all command types. The eMMC VIP monitor acts as powerful protocol-checker, fully compliant with eMMC JESD84-B51 specification.

eMMC JESD84-A441, JESD84-B45,JESD84-B50 & JESD84-B51 includes extensive test suite covering most of the possible scenarios and eMMC conformance norms. eMMC JESD84-A441, JESD84-B45,JESD84-B50 & JESD84-B51 VIP can perform all protocol tests as testbench and moreover it allows an easy generation of a very high number of patterns and a set of specified patterns to stress the DUT.

eMMC VIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

eMMC VIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Features
  • Compliant with eMMC JESD84-A441, JESD84-B45, JESD84-B50, JESD84-B51 specification.
  • Single byte, single block, multiple block (finite and infinite) transfers.
  • Supports stream transfer operations.
  • Supports three different data width bus modes
    • 1-bit(default)
    • 4-bit
    • 8-bit
  • Supports boot opeartion mode with simple boot sequence method.
  • Supports alternative boot operation mode
  • Supports password protection of data
  • Supports higher than 2GB of density of memories.
  • Supports send tuning block(CMD21) command
  • Supports HS200 mode and HS400 mode
  • Supports high speed boot.
  • Supports command queuing
  • Supports Enhanced Strobe
  • Supports Extended Security Protocols Commands
  • Supports Production State Awareness
  • Supports Secure Write Protect Mode
  • Supports Replay Protected Memory Block(RPMB) functionality
  • Supports packed commands
  • Supports data removable mechanisms
  • Supports high voltage & dual voltage
  • Supports hardware reset signal
  • Supports single data rate & dual data rate
  • Supports write protection features for the boot and user areas, which may be permanent, power-on or temporary
  • Tracking of the transmit and receive counters.
  • Protocol Checker fully compliant with eMMC JESD84-A441, JESD84-B45 ,JESD84-B50 and JESD84-B51 Specification.
  • Functional coverage for complete JESD84-A441, JESD84-B45,JESD84-B50 and JESD84-B51.
  • Complete testsuite.
  • Detects and reports the following errors.
    • Out of range error
    • Address misalign error
    • CRC error
    • Switch error
    • Illegal command error
    • Block length error
    • Lock-unlock failed error
    • Erase sequence error
    • Direction bit error
    • Stuff bit error
    • Erase param error
    • Parameter error
    • Invalid voltage error
    • Reserved bit error
    • WP violation error
    • CSD/CID over write error
  • Supports constraints Randomization.
  • Configurable as agent (frame generator) or monitor.
  • Bus-accurate timing.
  • Monitor, Detects and notifies the testbench of all protocol errors.
Benefits
  • Faster testbench development and more complete verification of eMMC designs.
  • Easy to use command interface simplifies testbench control and configuration of slave and host.
  • Simplifies results analysis.
  • Runs in every major simulation environment.
eMMC Verification Env

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's eMMC Verification env contains following.

  • Complete regression suite containing all the eMMC testcases.
  • Examples showing how to connect various components, and usage of Host, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to Us

Partner with us

Develop Custom VIP's
Partner for design IP's

Send Enquiry

Quick Contact

A value is required.
A value is required.
A value is required.
A value is required.
Copyright © 2020 SmartDV Technologies India Private Limited All rights reserved.