• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

HDMI CEC IIP

HDMI CEC IIP

The Consumer Electronics Control (HDMI-CEC) is a bi-directional serial bus designed to control multiple HDMI devices with a single remote-control. It allows users to control devices connected through HDMI from a single node. HDMI-CEC core is compliant with HDMI CEC 1.4b and HDMI CEC 2.0. HDMI CEC IIP is proven in FPGA environment. The host interface of the HDMI CEC can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

HDMI CEC IIP is supported natively in Verilog and VHDL

Features
  • Supports HDMI-CEC version 1.4b and 2.0 specifications
  • CEC 2.0 is designed to be a backward compatible extension of CEC 1.4b
  • HDMI-CEC device supports full Initiator and Follower functionality.
  • Supports automatic synchronization to align sampling point.
  • Supports programmable Safe sample point period.
  • Supports programmable data bit timing for Logic 0 and Logic 1
  • Supports the full range of CEC bit timings that guarantees receiving CEC messages from any CEC device
  • Supports following CEC Features,
    • One Touch Play - Allows a device to be played and become the active source with a single button press.
    • System Standby - Enables the user to switch all devices to the Standby state with one button press.
    • One Touch Record - Offers a What You See Is What You Record (WYSIWYR) facility.
    • Timer Programming - Allows the user to program the timers in a Recording Device from an EPG running on a TV or STB.
    • Deck Control - Enables a device to control (e.g. play, fast forward etc.) and interrogate a Playback Device (a deck).
    • Tuner Control - Allows a device to control the tuner of another device.
    • Device Menu Control - Enables a device to control the menu of another device by passing through user interface commands.
    • Remote Control Pass Through - Enables remote control commands to be passed through to other devices within the system.
    • System Audio Control - Allows an Audio Amplifier / Receiver to be used with the TV.
    • Device OSD Name Transfer - Enables devices to upload their preferred OSD name to the TV.
    • Device Power Status - Allows the current power status of a device to be discovered.
    • OSD Display - Enables a device to use the on-screen display of the TV to display text strings.
    • Routing Control - Allows the control of CEC Switches for streaming of a new source device.
    • System Information - Queries the system to determine device addresses and language.
    • Vendor Specific Commands - Allows a set of vendor-defined commands to be used between devices of that vendor.
    • Audio Rate Control - Allows an Amplifier to fractionally increase or decrease the playback rate of an audio source.
    • General Protocol - Defines the protocol general rules
  • Supports to configure with multi-logical address, making it suitable for devices that have multiple functions
  • Supports to generate interrupts whenever Follower detects new header targetted to itself
  • Supports to handle Signal Free Time rules, transmission collision, arbitration and initiator error notification
  • Fully synthesizable
  • Static synchronous design
  • No internal tri-states
  • Scan test ready
  • Simple interface allows easy connection to microprocessor/microcontroller devices
Benefits
  • Single site license option is provided to companies designing in a single site.
  • Multi sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.
Deliverables

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's HDMI CEC IP contains following

  • The HDMI CEC interface is available in Source and netlist products.
  • The Source product is delivered in plain text verilog. If needed VHDL,SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support
Copyright © SmartDV Technologies India Private Limited All rights reserved.