• Home
  • About Us
    • Partners
    • Careers
  • Products
    • Verification IPs
      • MIPI Verification IPs
      • Networking and SOC Verification IPs
      • Automotive And Serial Bus Verification IPs
      • Storage And Video Verification IPs
    • Memory Models
      • DDR SDRAM Memory Models
      • DFI Verification IPs
      • DIMM Memory Models
      • Flash Memory Models
      • Graphics Memory Models
      • High Bandwidth Memory Models
      • Low Power Memory Models
      • Misc Memory Models
      • Non volatile Memory Models
      • SDRAM Memory Models
      • SRAM Memory Models
    • SimXL - Emulation Models
      • MIPI Synthesizable Transactors
      • Networking and SOC Synthesizable Transactors
      • Automotive And Serial Bus Synthesizable Transactors
      • Storage And Video Synthesizable Transactors
      • DDR SDRAM Memory Synthesizable Transactors
      • Low Power Memory Synthesizable Transactors
      • Graphics Memory Synthesizable Transactors
      • Flash Memory Synthesizable Transactors
      • High Bandwidth Memory Synthesizable Transactors
      • SDRAM Memory Synthesizable Transactors
      • SRAM Memory Synthesizable Transactors
      • Non volatile Memory Synthesizable Transactors
      • DIMM Memory Synthesizable Transactors
      • Misc Memory Synthesizable Transactors
      • DFI Synthesizable Transactors
    • Formal Verification IPs (Assertion IP)
      • Networking and SOC Assertion IPs
      • DDR SDRAM Memory Assertion IPs
      • Low Power Memory Assertion IPs
      • Graphics Memory Assertion IPs
      • High Bandwidth Memory Assertion IPs
      • SDRAM Memory Assertion IPs
      • DFI Assertion IPs
      • Serial Assertion IPs
    • Post Silicon Validation IPs
      • MIPI Post Silicon Validation IPs
    • Design IPs
      • DDR Controller Design IPs
      • Ethernet Design IPs
      • Serial Bus Design IPs
      • Audio Video Design IPs
      • MIPI Design IPs
      • Automotive Design IPs
      • Bridge Design IPs
      • DMA Controller Design IPs
      • Flash Controller Design IPs
      • High Speed Design IPs
  • Customers
  • News & Events
  • Support
  • Contact Us
Products

IEEE 1149.7 DTS ADAPTER IIP

IEEE 1149.7 DTS ADAPTER IIP

IEEE 1149.7 DTS ADAPTER is full-featured, easy-to-use, synthesizable design, compatible with IEEE 1149.7 Compliant. Through its IEEE 1149.7 DTS ADAPTER compatibility,it provides a simple interface to a wide range of low-cost devices. IEEE 1149.7 DTS ADAPTER IIP is proven in FPGA environment.The host interface of the IEEE 1149.7 DTS ADAPTER can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

IEEE 1149.7 DTS ADAPTER IIP is supported natively in Verilog and VHDL

Features
  • Compliant with IEEE 1149.7 standard specification.
  • Full IEEE 1149.7 DTS Adapter functionality.
  • Supports IEEE 1149.7 classes T0 to T5.
  • Supports Reset and Escape sequences generation of TAP controller.
  • Supports Extended Protocol Unit (EPU) for classes T0 to T3.
  • Supports all mandatory and optional EPU commands.
  • Supports Advanced Protocol Unit (APU) for classes T4 and T5.
  • Supports Transport function with 1 or 2 physical data channels (PDC) each supporting up to 16 data channel clients (DCC) access.
  • Supports 4 and 2 pin interface as specified in IEEE 1149.7 CJTAG.
  • Supports all mandatory and optional scan formats (JScan, MScan, OScan, and SScan).
  • IEEE 1149.7 DTS Adapter supports following scan terminology
    • Data Register Scan.
    • Instruction Register Scan.
    • Control Register Scan.
    • Zero-Bit Scan.
  • IEEE 1149.7 DTS Adapter supports following scan topology
    • Series scan topology : Class T0 - T5
    • Star-4 scan topology : Class T3 - T5
    • Star-2 scan topology : Class T4 - T5
  • Can be extended with user defines instructions and registers.
  • Fully synthesizable.
  • Static synchronous design.
  • No internal tri-states.
  • Scan test ready.
  • Simple interface allows easy connection to microprocessor/microcontroller devices.
Benefits
  • Single site license option is provided to companies designing in a single site.
  • Multi sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.
Deliverables

    Note: Only mails from offical mail ID will be processed

    Request Datasheet
    Request Evaluation

    SmartDV's IEEE 1149.7 DTS ADAPTER IP contains following

  • The IEEE 1149.7 DTS ADAPTER interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases.
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files.
  • IP-XACT RDL generated address map.
  • Firmware code and Linux driver package.
  • Documentation contains User's Guide and Release notes.

About SmartDV
Partners
Careers
Products
Customers
News & Events

Verification IP
Memory Models
SimXL - Emulation Models
Formal Verification IP (Assertion IP)
Post-Silicon Validation IP
Design IP

info@smart-dv.com

Contact Us
Support

Copyright © SmartDV Technologies India Private Limited All rights reserved.